A vulnerability exists in riscv-boom SonicBOOM 1.2 (BOOMv1.2) processor implementation, where valid virtual-to-physical address translations configured with write permissions (PTE_W) in SV39 mode may incorrectly trigger a Store/AMO access fault during store instructions (sd). This occurs despite the presence of proper page table entries and valid memory access modes. The fault is reproducible when transitioning into virtual memory and attempting store operations in mapped kernel memory, indicating a potential flaw in the MMU, PMP, or memory access enforcement logic. This may cause unexpected kernel panics or denial of service in systems using BOOMv1.2.
References
Link | Resource |
---|---|
https://github.com/LuLuji04/POC-Boomv1.2 | Exploit Third Party Advisory |
https://github.com/riscv-boom/riscv-boom | Product |
https://github.com/riscv-software-src/riscv-isa-sim | Product |
Configurations
History
17 Oct 2025, 16:55
Type | Values Removed | Values Added |
---|---|---|
References | () https://github.com/LuLuji04/POC-Boomv1.2 - Exploit, Third Party Advisory | |
References | () https://github.com/riscv-boom/riscv-boom - Product | |
References | () https://github.com/riscv-software-src/riscv-isa-sim - Product | |
CPE | cpe:2.3:a:boom-core:boomv:1.2:*:*:*:*:*:*:* | |
First Time |
Boom-core boomv
Boom-core |
20 Aug 2025, 14:40
Type | Values Removed | Values Added |
---|---|---|
Summary |
|
19 Aug 2025, 19:15
Type | Values Removed | Values Added |
---|---|---|
CWE | CWE-434 CWE-284 CWE-693 |
|
CVSS |
v2 : v3 : |
v2 : unknown
v3 : 4.3 |
19 Aug 2025, 15:15
Type | Values Removed | Values Added |
---|---|---|
New CVE |
Information
Published : 2025-08-19 15:15
Updated : 2025-10-17 16:55
NVD link : CVE-2025-50897
Mitre link : CVE-2025-50897
CVE.ORG link : CVE-2025-50897
JSON object : View
Products Affected
boom-core
- boomv